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the fabrication processes follow a standard
sequence until just before the fabrication
of the microscopic wires.
Then, by use of a thermal SiO-deposi-
tion technique, the electrodes and the
substrate surface areas in the gaps be-
tween them are covered with SiO. Next,
the SiO is electron-beam patterned, then
reactive-ion etched to form channels hav-
ing specified widths (typically about 1 μm
or less) that define the widths of the wires
to be formed. Drops of an electroplating
solution are placed on the substrate in
the regions containing the channels thus
formed, then the wires are electrode-
posited from the solution onto the ex-
posed portions of the electrodes and into
the channels. The electrodeposition is a
room-temperature, atmospheric-pres-
sure process. The figure shows an exam-
ple of palladium wires that were elec-
trodeposited into 1-mm-wide channels
between gold electrodes. 
This work was done by Minhee Yun,
Nosang Myung, and Richard Vasquez of Cal-
tech for NASA’s Jet Propulsion Labora-
tory. Further information is contained in a
TSP (see page 1).
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Improved Method of Manufacturing SiC Devices
Several improvements promise to make manufacture of SiC devices more economical.
John H. Glenn Research Center, Cleveland, Ohio
The phrase, “common-layered archi-
tecture for semiconductor silicon car-
bide” (“CLASSiC”) denotes a method of
batch fabrication of microelectro-
mechanical and semiconductor devices
from bulk silicon carbide. CLASSiC is
the latest in a series of related methods
developed in recent years in continuing
efforts to standardize SiC-fabrication
processes. CLASSiC encompasses both
institutional and technological innova-
tions that can be exploited separately or
in combination to make the manufac-
ture of SiC devices more economical. Ex-
amples of such devices are piezoresistive
pressure sensors, strain gauges, vibration
sensors, and turbulence-intensity sensors
for use in harsh environments (e.g.,
high-temperature, high-pressure, corro-
sive atmospheres).
The institutional innovation is to
manufacture devices for different cus-
tomers (individuals, companies, and/or
other entities) simultaneously in the
same batch. This innovation is based on
utilization of the capability for fabrica-
tion, on the same substrate, of multiple
Two Pressure Sensors, Two Accelerometers, and an Anemometer were fabricated on the same SiC substrate to demonstrate the capability for simultaneous
batch fabrication of devices that perform different functions. Cross-sectional views of devices are also shown.
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SiC devices having different functional-
ities (see figure). Multiple customers
can purchase shares of the area on the
same substrate, each customer’s share
being apportioned according to the
customer’s production-volume require-
ment. This makes it possible for multi-
ple customers to share costs in a com-
mon foundry, so that the capital
equipment cost per customer in the in-
herently low-volume SiC-product mar-
ket can be reduced significantly.
One of the technological innovations
is a five-mask process that is based on an
established set of process design rules.
The rules provide for standardization of
the fabrication process, yet are flexible
enough to enable multiple customers to
lay out masks for their portions of the
SiC substrate to provide for simultane-
ous batch fabrication of their various
devices. In a related prior method, de-
noted multi-user fabrication in silicon
carbide (MUSiC), the fabrication
process is based largely on surface mi-
cromachining of  poly SiC. However, in
MUSiC one cannot exploit the superior
sensing, thermomechanical, and elec-
trical properties of single-crystal 6H-SiC
or 4H-SiC. As a complement to MUSiC,
the CLASSiC five-mask process can be
utilized to fabricate multiple devices in
bulk single-crystal SiC of any polytype.
The five-mask process makes fabrica-
tion less complex because it eliminates
the need for large-area deposition and
removal of sacrificial material.
Other innovations in CLASSiC per-
tain to selective etching of indium tin
oxide and aluminum in connection
with multilayer metallization. One
major characteristic of bulk microma-
chined microelectromechanical devices
is the presence of three-dimensional
(3D) structures. Any 3D recesses that al-
ready exist at a given step in a fabrica-
tion process usually make it difficult to
apply a planar coat of photoresist for
metallization and other subsequent
process steps. To overcome this diffi-
culty, the CLASSiC process includes a
reversal of part of the conventional
flow: Metallization is performed before
the recesses are etched.
The metallization is followed by the
deposition and lift-off of aluminum
and indium tin oxide etch masks on the
entire planar SiC substrate surface ex-
cept where the recesses are to be cre-
ated. After etching of the recesses, the
aluminum and indium tin oxide etch
masks are selectively etched to leave a
stack of underlying metals (example, ti-
tanium, tantalum silicide, and plat-
inum). Thus, the aluminum and in-
dium tin oxide serve as protective
layers for the metallization while also
functioning as etch masks during deep
reactive-ion etching to create the de-
sired 3D structures. After removal of
the aluminum and indium tin oxide,
wires can be bonded onto the top plat-
inum layer to provide for transition of
electrical signals to/from the device.
This work was done by Robert S. Okojie of
Glenn Research Center. Further informa-
tion is contained in a TSP (see page 1).
Inquiries concerning rights for the com-
mercial use of this invention should be ad-
dressed to NASA Glenn Research Center, In-
novative Partnerships Office, Attn: Steve
Fedor, Mail Stop 4–8, 21000 Brookpark
Road, Cleveland, Ohio 44135. Refer to
LEW-17170.
